

Establishing Software Root of Trust Unconditionally

(or, a First Rest Stop on the Never-Ending Road to Provable Security)

Virgil D. Gligor

Maverick S.-L. Woo

CyLab Carnegie Mellon University Pittsburgh, PA 15213

NDSS 2019

San Diego, CA February 27, 2019



Outline

I. What is it?

- Definition & relationships
- Unconditional solution

II. Why is it hard?

- 3 Problems
- RoT ≠ software-based, crypto attestation

III. How to do it?

- randomized polynomials

- k-independent (almost) universal hash families; and
- space-time optimal in cWRAM; and
- scalable optimal bounds

IV. Q & A

Full Paper is the CMU-CyLab TR 18-003 https://www.cylab.cmu.edu/_files/pdfs/tech_reports/CMUCyLab18003.pdf 2/27/19



I. What is it?





Carnegie Mellon

Root of Trust (RoT) Establishment





Secure State: RoT state (chosen content) satisfies security predicate P

Verifiable boot:

either boot code in a *secure state* or detect unknown content



Verifiable boot => Secure State => **RoT State** Trusted Recovery => . . . Access Control Models => . . .



Unconditional Solution*

- no Secrets, no Trusted HW Modules, no Bounds on Adversary's Power
- need **only**
- random bits
- device specifications.

Importance?

- no dependencies on the unknown & unknowable
- a defender has a **provable advantage** over **any** adversary
- outlives technology advances.

^{*}I know of **no other unconditional solution** to any software security problem



I. What is it?

II. Why is it hard?



Trusted

Verifier

- non-asymptotic bounds
- on Device Specs; e.g., ISA ++ (a realistic model of computation?)

- **Complexity theory?**
- non-asymptotic bounds? Very few
- on Device Specs? None
- e.g., Horner's rule for polynomial evaluation uniquely optimal in <u>infinite</u> fields: **2d** (**×**,+) **not** optimal in finite fields, **nor** on *any* Device ISA++





- non-asymptotic bounds - on Device Specs

Trusted Verifier





Trusted

Verifier

- non-asymptotic bounds

- on Device Specs
- adversary execution?

Complexity Theory?

- no help.
- how could it help?
- e.g., malware beats m-t bounds => C_{nonce}(v) becomes unpredictable

Engineering Solution?

e.g., see - segmented memory

CPU R registers random Devic bits е Device Μ Specs Initialization Initialize v' nonce Input Local ≠ Verifier $C'_{nonce'}(v') \leftarrow C'_{m',t'}(v')$ V C_{nonce}(**v**) Output time(v) Unused memory Device



- non-asymptotic bounds
- on Device Specs
- adversary execution

Trusted Verifier





Trusted

Verifier

- non-asymptotic bounds
- on Device Specs
- adversary execution

Reduction is insufficient !





- non-asymptotic bounds
- on Device Specs
- adversary execution



Trusted

Verifier

memory

Device



Trusted

Verifier

- non-asymptotic bounds
- on Device Specs
- adversary execution
- 2. Verifiable Control Flow \checkmark
- 3. Two Devices, or more?

















Carnegie Mellon

concurrent verification
w/ scalable bounds











goals



goals



I. What is it? II. Why is it hard? III. How to do it



Solution Overview

Randomized Polynomials

- **new** k-independent uniform coefficients, independent of input x
- new kind - k-independent (almost) universal hash function family and
- new (m, t)-optimal in the concrete Word Random Access Machine (cWRAM) and
- **new** optimal bounds **m** and **t** are scalable; e.g., no mandatory **m**•**t** tradeoffs



Overview of the cWRAM ISA++

- **Constants: w**-bit word, up to **2 operands**/instruction instructions execute in **unit time**
- Memory: M words
- Processor registers R: GPRs, PC, PSW, Special Processor + Flag & I/O Registers
- Addressing: immediate, relative, direct, indirect
- Architecture features: caches, virtual memory, TLBs, pipelining, multi-core processors

- ISA: <u>all</u> (un)signed integer instructions

- All Loads, Stores, Register transfers
- All Unconditional & Conditional Branches, all branch types

- all predicates with 1 or 2 operands

- Halt

- All Computation Instructions:
 - addition, subtraction, logic, shift_{r/l}(R_i , α), rotate_{r/l}(R_i , α), . . .
 - variable shift_{r/l}(R_i , R_j), variable rotate_{r/l}(R_i , R_j), ...
 - multiplication (1 register output)...
 - *mod* (aka., division-with-remainder) . . .





$$\mathbf{C}_{nonce}(\mathbf{v}) = \mathbf{H}\mathbf{r}_{0}...\mathbf{r}_{k-1}, \mathbf{x}(\mathbf{v}) = \mathbf{H}_{d,k,x}(\mathbf{v})$$

m-t *optimal* **bounds** on **cWRAM: m** = **k** + 22, **t** = (6**k** - 4)6**d**

Scalable bounds: $k\uparrow => m\uparrow$, $t\uparrow$ and $d\uparrow => t\uparrow$



Foundation

Theorem 1

Let w > 3, and p be a prime, 2 .Horner's rule for*one-time*<u>honest evaluation</u> of P_d (•) in cWRAM

 $\mathbf{P}_{d}(\cdot)_{i=d}^{0} \sum_{i=d} a_{i} \cdot x^{i} \pmod{p} = (\dots (a_{d} \cdot x + a_{d-1}) \cdot x + \dots + a_{1}) \cdot x + a_{0} \pmod{p}$

is <u>uniquely (m, t)-optimal</u> if the cWRAM execution space & time are <u>simultaneously minimized</u>; i.e., m = d+11, t = 6d.

Answer to A. M. Ostrowski's 1954 question:

"Is Horner's rule optimal for polynomial evaluation?"

with non-asymptotic bounds in a realistic model of computation (cWRAM)



IV. Q & A

CyLab www.cylab.cmu.edu



2/27/19









32

Implementation Notes

(Appendix C of CMU-CyLab TR 18-003)

Optimal Code: $(\mathbf{s}_i \bigoplus \mathbf{v}_i)$, **loop control** – simple on most real processors **Horner-rule step?** (recall: *p* is largest prime in w bits)



_{2/27/19} different encodings => different results => SINGLE CHOICE!