

Establishing Software Root of Trust Unconditionally

(or, a First Rest Stop on the Never-Ending Road to Provable Security)

Virgil D. Gligor Maverick S.-L. Woo

CyLab Carnegie Mellon University Pittsburgh, PA 15213

NDSS 2019

San Diego, CA February 27, 2019

Outline

I. What is it?

- Definition & relationships
- Unconditional solution

II. Why is it hard?

- 3 Problems
- RoT ≠ software-based, crypto attestation

III. How to do it?

-**randomized polynomials**

- k-independent (almost) universal hash families; *and*
- -space-time optimal in **cWRAM**; *and*
- -scalable optimal bounds

IV. Q & A

2/27/19 2 Full Paper is the CMU-CyLab TR 18-003 https://www.cylab.cmu.edu/_files/pdfs/tech_reports/CMUCyLab18003.pdf

I. What is it?

Carnegie Mellon

Root of Trust (RoT) Establishment

Secure State: *RoT state* (*chosen content*)*satisfies security predicate P*

Verifiable boot:

either boot code in a *secure state* or detect unknown content

. . .

Verifiable boot => Secure State => *RoT State* Trusted Recovery => . . . Access Control Models => ...

Unconditional Solution *

- **no** Secrets, **no** Trusted HW Modules, **no** Bounds on Adversary's Power
- need **only**
- *random bits*
- *device specifications*.

*Importance***?**

- **no dependencies** on the unknown & unknowable
- a defender has a **provable advantage** over *any* adversary
- **outlives technology** advances.

^{*}I know of **no other unconditional solution** to any software security problem

I. What is it?

II. Why is it hard?

1. space-time optimal $C_{m,t} \leq C$

malware-free Device Trusted

Verifier

- non-asymptotic bounds
- on Device Specs; e.g., ISA ++ (a *realistic model of computation?*)

- **Complexity theory?**
- *- non-asymptotic bounds*? **Very few**
- *- on Device Specs*? **None**
- e.g., **Horner's rule** for polynomial evaluation uniquely optimal in infinite fields: **2d** (**×**,**+**) **not** optimal in finite fields, **nor** on *any* Device ISA++

1. space-time optimal $\mathsf{C}_{m,t}$ **≤ malware-free Device**

- non-asymptotic bounds
- on Device Specs

1. space-time optimal $C_{m,t} \leq C$

- non-asymptotic bounds

- on Device Specs
- adversary execution?

Complexity Theory?

- **no help**.
- **how could it help**?
- e.g., **malware beats m-t bounds** => **Cnonce(v) becomes** *unpredictable*

Engineering Solution?

e.g., see - segmented memory

M CPU Device registers **R** C'nonce' (v')ß**C**'**m',t'** (v') *Initialize nonce* time(**v**) $C_{\text{nonce}}(\mathbf{v})$ I**nput Unused memory Output Device Initialization v' ≠ v Local Verifier Devic e Specs random bits**

malware-free Device

1. space-time optimal $\mathsf{C}_{m,t}$ **≤ malware-free Device**

- non-asymptotic bounds
- on Device Specs
- adversary execution

1. space-time optimal $\mathsf{C}_{m,t}$ **≤ malware-free Device**

Trusted Verifier

- non-asymptotic bounds
- on Device Specs
- adversary execution

Reduction is insufficient !

✓

Cm,t *≤* **malware-free Device 1. space-time optimal** $C_{m,t}$

- non-asymptotic bounds
- on Device Specs
- adversary execution

Trusted Verifier

=>

1. space-time optimal $C_{m,t}$ **≤ malware-free Device √**

- non-asymptotic bounds
- on Device Specs
- adversary execution
- **2. Verifiable Control Flow √**
- **3. Two Devices, or more?**

Carnegie Mellon

- concurrent verification w/ scalable bounds

goals

2/27/19 22

III. How to do it II. Why is it hard? I. What is it?

Solution Overview

Randomized Polynomials

- k-independent uniform coefficients, independent of input x **new**
- k-independent (almost) universal hash function family **and new kind**
- (**m**, **t**)-*optimal* in the concrete Word Random Access Machine (**cWRAM**) **and new**
- optimal bounds **m** and **t** are scalable; e.g., no mandatory **mt** tradeoffs **new**

Overview of the cWRAM ISA++

- *Constants: w-bit word*, up to *2 operands/instruction* instructions execute in *unit time*
- *- Memory: M* words
- **- Processor registers** *R*: GPRs, PC, PSW, Special Processor + Flag & I/O Registers
- *- Addressing*: immediate, relative, direct, indirect
- *Architecture features:* caches, virtual memory, TLBs, pipelining, multi-core processors
- *- ISA: all (un)signed integer instructions*
	- All Loads, Stores, Register transfers
	- All Unconditional & Conditional Branches, all branch types

- all predicates with 1 or 2 operands

- Halt

- All *Computation* Instructions:
	- addition, subtraction, logic, shift_{r/l}(R_i, α), rotate_{r/l}(R_i, α), . . .
	- *variable shift_{r/l}(R_i, R_j), <i>variable* rotate_{r/l}(R_i, R_j), . . .
	- multiplication (1 register output). . .
- 2/27/19 *mod* **(aka., division-with-remainder)** . . .

$$
Hr_0...r_{k-1}, x(\mathbf{v}) = \sum_{i=0}^{0} (s_i \bigoplus \mathbf{v}_i) \cdot x^i \, (\text{mod } p), \quad s_i = \sum_{j=0}^{k-1} r_j (i+1)^j \, (\text{mod } p)
$$

d = |\mathbf{v}| - 1
k-independent almost universal hash function family

$$
\mathbf{C}_{\text{nonce}}(\mathbf{v}) = \mathbf{H}\mathbf{r}_{0}...\mathbf{r}_{k-1} \mathbf{x}(\mathbf{v}) = \mathbf{H}_{d,k,\mathbf{x}}(\mathbf{v})
$$

m-t *optimal* **bounds** on **cWRAM: m** = **k** + 22, **t** = (6**k** - 4)6**d**

Scalable bounds: $k \uparrow$ => $m \uparrow$, $t \uparrow$ and $d \uparrow$ => $t \uparrow$

Foundation

Theorem 1

Let $w > 3$, and *p* be a prime, $2 < p < 2^{w-1}$. **Horner's rule for** *one-time honest evaluation* **of P_d (·) in cWRAM**

 $P_d(\cdot) = \sum_{i=d} a_i \cdot x^i \pmod{p} = (\dots (a_d \cdot x + a_{d-1}) \cdot x + \dots + a_1) \cdot x + a_0 \pmod{p}$ 0

is *uniquely (m, t)-optimal* **if the cWRAM execution space & time are** *simultaneously minimized***; i.e.,** *m = d+11*, *t = 6d.*

Answer to A. M. Ostrowski's 1954 question:

"*Is Horner's rule optimal for polynomial evaluation*?"

with non-asymptotic bounds in a realistic model of computation (**cWRAM**)

IV. Q & A

vl ab ter www.cviab.cmu.edu

Implementation Notes

(Appendix C of CMU-CyLab TR 18-003)

Optimal Code: (s_i \bigoplus v_i), loop control – simple on most real processors **Horner-rule step?** (recall: p is largest prime in w bits)

2/27/19 different encodings => different results => SINGLE CHOICE!