

# Poster: *TheHuzz*: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities

Rahul Kande<sup>†</sup>, Addison Crump<sup>†</sup>, Garrett Persyn<sup>†</sup>, Patrick Jauernig<sup>\*</sup>, Ahmad-Reza Sadeghi<sup>\*</sup>,  
Aakash Tyagi<sup>†</sup>, and Jeyavijayan Rajendran<sup>†</sup>

<sup>†</sup>Texas A&M University, USA, <sup>\*</sup>Technische Universität Darmstadt, Germany

<sup>†</sup>{rahulkande, addisoncrump, gpersyn, tyagi, jv.rajendran}@tamu.edu,

<sup>\*</sup>{patrick.jauernig, ahmad.sadeghi}@trust.tu-darmstadt.de

## Abstract

The increasing complexity of modern processors poses many challenges to existing hardware verification tools and methodologies for detecting security-critical bugs. Recent attacks on processors have shown the fatal consequences of uncovering and exploiting hardware vulnerabilities.

Fuzzing has emerged as a promising technique for detecting software vulnerabilities. Recently, a few hardware fuzzing techniques have been proposed. However, they suffer from several limitations, including non-applicability to commonly-used hardware description languages (HDLs) like Verilog and VHDL, the need for significant human intervention, and inability to capture many intrinsic hardware behaviors, such as signal transitions and floating wires.

In this paper, we present the design and implementation of a novel hardware fuzzer, *TheHuzz*, that overcomes the aforementioned limitations and significantly improves the state of the art. We analyze the intrinsic behaviors of hardware designs in HDLs and then measure the coverage metrics that model such behaviors. *TheHuzz* generates assembly-level instructions to increase the desired coverage values, thereby finding many hardware bugs exploitable from software. We evaluate *TheHuzz* on four popular open-source processors and achieve  $1.98\times$  and  $3.33\times$  the speed compared to the industry-standard random regression approach and the state-of-the-art hardware fuzzer, DifuzzRTL, respectively. Using *TheHuzz*, we detected 11 bugs in these processors, including 8 new bugs, and we demonstrate exploits using the detected bugs. We also show that *TheHuzz* overcomes the limitations of formal verification tools from the semiconductor industry by comparing its findings to those discovered by the Cadence JasperGold tool.

## I. MAIN CONTENT

This research [1] is recently published in USENIX Security 2022. The original abstract and author list are shown above. We post the paper link with the conference version<sup>1</sup>.


## REFERENCES

- [1] R. Kande, A. Crump, G. Persyn, P. Jauernig, A.-R. Sadeghi, A. Tyagi, and J. Rajendran, “TheHuzz: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities,” *USENIX Security Symposium*, pp. 3219–3236, 2022.


<sup>1</sup><https://www.usenix.org/conference/usenixsecurity22/presentation/kande>

Rahul Kande†, Addison Crump†, Garrett Persyn†, Patrick Jauernig\*, Ahmad-Reza Sadeghi\*, Aakash Tyagi†, Jeyavijayan Rajendran†  
 †Texas A&M University, College Station, USA, \*Technische Universität Darmstadt, Germany.  
 {rahulkande, addisoncrump, gpersyn, tyagi, jr.rajendran}@tamu.edu, {patrick.jauernig, ahmad.Sadeghi}@trust.tu-darmstadt.de

## Motivation



## Case Study: Hardware Coverage




### Hardware Coverage Types

- **Branch coverage** - Select signal values of MUX ①
- **Condition coverage** - Input signal values of condition ②
- **Expression coverage** - Input signal values of the logic ③, ⑥
- **FSM coverage** - State transitions of the 3-bit reg ⑤
- **Toggle coverage** - Bit-toggle of the flip-flops ⑤, ⑦
- **Statement coverage** - Each line in the HDL source code

## Results

➤ Fuzzed 4 different real-world open-source processors from RISC-V and OpenRISC ISAs

**RISC-V** Rocket core<sup>[2]</sup> & Ariane<sup>[3]</sup>  
 MOR1KX<sup>[4]</sup> & OR1200<sup>[5]</sup>




- **Detected 11 bugs including 8 new bugs**
- Filed CVE's for 5 bugs
- 
- **Developed two exploits**
- Privilege escalation using MOR1KX bugs
  - Arbitrary code execution using Ariane bugs



## Limitations of Existing Tools

Technique	Fast	Coverage	Scalable	Automated
Manual inspection	✗	✗	✗	✗
Formal verification	✗	✓	✗	✗
Regression	✗	✗	✓	✓

## Our Solution: HARDWARE FUZZING



## TheHuzz<sup>[1]</sup>: Overview



```

int main(void)
{
asm volatile ( "SRLW r16, r29, 1" );
asm volatile ( "MUL r3, x21, x7" );
asm volatile ( "SRL x15, x17" );
asm volatile ( "SLTI x3, x1, -12" );
asm volatile ( "ADDI x2, x25, 146" );
}
return 0;
    
```

**Seed input: C program**

```

00000000 00000093 00000113 00000193 00000213
00000001 00000293 00000313 00000393 00000413
00000025b 00000013 00000013 00000013 00000013
00000025c 00000013 00000013 001ad81b 027a81b3
80000025d 0117dab3 84198003 4197dab1b f40a1e93
...
800000297 fffff7c fffff10c 00000000 00000000
    
```

**Hardware simulation trace output**

```

CO: 1379 [1] pc=[00000000080025c] W[r16=0000000000000000] [1]
R[r29=0000000000000000] R[r3=0000000000000000] inst=[001ad81b]
DASM(001ad81b)
CO: 1380 [1] pc=[00000000080025c] W[r3=0000000000000000] [0]
R[r21=0000000000000000] R[r7=0000000000000000] inst=[027a81b3]
DASM(027a81b3)
...
    
```

**Coverage output**

```

file_inor_cov_line.branch.cond.fem.tgl
0.161027,161027,7117,8589,4982,28,140311
1.25041,186068,7151,9291,5656,36,163934
2.21353,207421,7180,9555,5895,44,184747
3.22044,229465,7245,9848,6130,47,206195
4.10606,240071,7260,10016,6284,53,216458
5.6242,246313,7269,10086,6351,53,222560
6.3952,250265,7283,10144,6394,59,226385
...
    
```

**Bug detection output**

```

No errors found in 0_comp_out.log
mismatches ignored: [ '2_2' ]
No errors found in 1_comp_out.log
[2_comp_out.log] [87] [ERROR: **PcC
Mismatch**]
...
Total files = 2257, Files with errors = 1
Mismatches ignored: [ '2_4', '2_3', '67',
'6:8' ]
    
```

## Future Work

- While TheHuzz is faster than traditional verification techniques and capable of detecting new vulnerabilities, there is still scope for improvement in terms of the fuzzing speed, achieving close to 100% coverage, and fuzzing different types of hardware designs.
- Thus our future focus in on the following:
  - **FPGA fuzzing:** Emulate hardware on FPGA to improve the speed of fuzzing.
  - **Formal fuzzing:** Leverage capabilities of formal tools to improve the coverage achieved by TheHuzz.
  - **Fuzzing non-processor designs:** Extend TheHuzz to fuzz non-processor designs such as cryptographic accelerators.

## Contact Information

RAHUL KANDE  
 Ph.D. in Computer Engineering  
 Texas A&M University  
 rahulkande@tamu.edu  
<https://www.rahulkande.com/>  
 Ph: +1 979-739-8914  
 SETH research lab: <https://seth.engr.tamu.edu/>



## Published at USENIX Security Symposium, 2022

## References

- [1] R. Kande, A. Crump, G. Persyn, P. Jauernig, A.-R. Sadeghi, A. Tyagi, and J. Rajendran, TheHuzz: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities, USENIX Security Symposium'22
- [2] <https://github.com/chipsalliance/rocket-chip>
- [3] <https://github.com/openhwgroup/cv06>
- [4] <https://github.com/openrisc/ino13x>
- [5] <https://github.com/openrisc/or1200>

## Acknowledgements

Our research work was partially funded by the US Office of Naval Research, by Intel's Scalable Assurance Program, by the Deutsche Forschungsgemeinschaft (DFG, German Research Foundation), and by the German Federal Ministry of Education and Research and the Hessian State Ministry for Higher Education, Research and the Arts within ATHENE.

We thank Kevin Laeuffer (UC Berkeley), Jaewon Hur (Seoul National University), and TAMU HRPC for their support. Any opinions, findings, conclusions, or recommendations expressed herein are those of the authors, and do not necessarily reflect those of the US Government.