Pushing the Communication Barrier in 2PC using Lookup Tables

Ghada Dessouky*, Farinaz Koushanfar†, Ahmad-Reza Sadeghi*,
Thomas Schneider*, Shaza Zeitouni*, and Michael Zohner*

*Technische Universität Darmstadt
†University of California, San Diego

Secure 2PC

TECHNISCHE UNIVERSITÄT DARMSTADT



Secure 2PC

TECHNISCHE UNIVERSITÄT DARMSTADT



Secure 2PC

TECHNISCHE UNIVERSITÄT DARMSTADT



This work: semi-honest (passive) security

Applications of Secure 2PC

TECHNISCHE UNIVERSITÄT DARMSTADT

Sugar Beet Auction [BCD+09]



Applications of Secure 2PC

TECHNISCHE UNIVERSITÄT DARMSTADT

Sugar Beet Auction [BCD+09]



Face Recognition [EFG+09]



Applications of Secure 2PC

TECHNISCHE UNIVERSITÄT DARMSTADT

Sugar Beet Auction [BCD+09]



Face Recognition [EFG+09]



Blind En/Decryption [Dyadic]



Applications of Secure 2PC

TECHNISCHE UNIVERSITÄT DARMSTADT

Sugar Beet Auction [BCD+09]



Face Recognition [EFG+09]



Blind En/Decryption [Dyadic]

Stable Matching [DES16]



Generic Secure 2PC

TECHNISCHE UNIVERSITÄT DARMSTADT

Two prominent techniques: Yao's protocol and GMW

Both evaluate Boolean circuits securely

- XOR gates are „free“
- AND gates cost sym. crypto / comm.



Difference: round complexity

- Yao is constant round
- GMW requires interaction per AND gate

Practical Improvements

TECHNISCHE UNIVERSITÄT DARMSTADT



Currently: 3 million ANDs/s per thread, however:

- We have hit a comm. lower-bound per AND for Yao [ZRE15]
- Run-time for GMW often is mostly network latency

Lookup Tables

TECHNISCHE UNIVERSITÄT DARMSTADT





a	b	c	d
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Our Contributions

TECHNISCHE UNIVERSITÄT DARMSTADT

Develop lookup table (LUT)-based protocols

Tool support for generating LUT circuits



Evaluation and comparison

(Paper: improve building blocks & comm. for GMW)

Lookup Table Protocols



a	b	c	d
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

1ooN Oblivious Transfer

TECHNISCHE UNIVERSITÄT DARMSTADT

Bob obliviously obtains one of N messages s.t.

- Alice does not learn Bob's choice c
- Bob does not learn Alice's other messages



Most efficient protocol 1ooN OT: [KK13]

Intuition of the Protocols

TECHNISCHE UNIVERSITÄT DARMSTADT

Use [KK13] 1ooN OT to perform table lookups

LUT:

a	b	c	d
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0



LUT Protocols

TECHNISCHE UNIVERSITÄT DARMSTADT

We develop two LUT protocols based on [KK13] OT

- Online Phase LUT (OP-LUT)
- Setup Phase LUT (SP-LUT)





Generating LUT Circuits

TECHNISCHE UNIVERSITÄT DARMSTADT

$$z = x + y$$





Tool Support for LUTs

TECHNISCHE UNIVERSITÄT DARMSTADT

Generating LUT circuits is difficult and error-prone

- Automation is required

Idea: FPGAs internally operate on single output LUTs

- Use ABC logic syntesis to generate single output LUTs

Add post-processing to improve efficiency



Combining LUTs

TECHNISCHE UNIVERSITÄT DARMSTADT

FPGAs only support single output LUTs

We combine LUTs with similar inputs to improve efficiency



SP-LUT Communication: 512 bits

SP-LUT Communication: 380 bits

Extracting XORs

TECHNISCHE UNIVERSITÄT DARMSTADT

Since XORs are free, we can extract them

Example $z{=}(x \stackrel{?}{=} y)$



Comparison

TECHNISCHE UNIVERSITÄT DARMSTADT

Communication





- Mostly: SP-LUT < GMW < OP-LUT < Yao
- Boolean circuits perform better for sequential structures
- LUT circuits perform best for tree based structures

Communication



- Mostly: SP-LUT < GMW < OP-LUT < Yao
- Boolean circuits perform better for sequential structures
- LUT circuits perform best for tree based structures

Communication



- Mostly: SP-LUT < GMW < OP-LUT < Yao
- Boolean circuits perform better for sequential structures
- LUT circuits perform best for tree based structures

Interaction Rounds





- Yao is constant round
- Mostly: SP-LUT < OP-LUT < GMW
- Exception: Multiplication with Ripple-carry addition

Interaction Rounds



- Yao is constant round
- Mostly: SP-LUT < OP-LUT < GMW
- Exception: Multiplication with Ripple-carry addition

Empirical Evaluation

TECHNISCHE UNIVERSITÄT DARMSTADT

AES encryption of 1000 blocks using 4 threads

- LAN (1 GBit network, 0.2 ms latency)
- WAN (28 MBit network, 122ms latency)





Conclusion

TECHNISCHE UNIVERSITÄT DARMSTADT

Communication is bottleneck in 2PC

Developed LUT protocols based on 1ooN OT

Tool chain for compiling LUT circuits

Showed that LUT protocols can improve communication

TECHNISCHE
UNIVERSITÄT
DARMSTADT

Thank you for your attention

From 1oo2 OT to 1ooN OT

TECHNISCHE UNIVERSITÄT DARMSTADT



Our Results

TECHNISCHE UNIVERSITÄT DARMSTADT



1ooN OT Extension [KK13]

TECHNISCHE UNIVERSITÄT DARMSTADT

$$\mathbf{T} \in_R \{0,1\}^{m \times k}$$

for $1 \leq i \leq k$:

$s \in_R \{0,1\}^k$ → OT_m^k ← $(\mathbf{T}_i, \mathbf{T}_i \oplus \mathbf{r})$

$\mathbf{V}_i = \mathbf{T}_i \oplus s_i \cdot \mathbf{r}$ ←



$$k' \leq 128 \log N$$

From 1oo2 OT to 1ooN OT

TECHNISCHE UNIVERSITÄT DARMSTADT

- 1ooN OT can be obtained from logN 1oo2 OTs
- Example 1oo4:



$$x_0 \oplus m_{0,0} \oplus m_{1,0}$$
$$x_1 \oplus m_{0,0} \oplus m_{1,1}$$
$$x_2 \oplus m_{0,1} \oplus m_{1,0}$$
$$x_3 \oplus m_{0,1} \oplus m_{1,1}$$

From 1ooN OT to 1oo2 OT

TECHNISCHE UNIVERSITÄT DARMSTADT

- Surprising insight: reducing 1ooN OT to single bit 1oo2 OT saves communication



- Best for N=16: Requires 320 bits instead of 512 bits